

CR-1 : g@FROSTBURG_FABC.LB\FROSTBURG_FABC(SCH_1):PAGE1		6	5	4	3	2	1							
D	PAGE #	COMPONENT/FUNCTION	PAGE #	COMPONENT/FUNCTION	PAGE #	COMPONENT/FUNCTION	REVISIONS							
	[1.	INDEX]	[50.	PCI TERMINATION]			REV	DESCRIPTION	DFT	DATE	CHK	DATE	APVD	DATE
	[2.	BLOCK DIAGRAM]	[51.	STD FRONT PANEL HDR]			2.02	DESIGN		2006				
	[3.	RESET MAP]	[52.	USB_FP_HEADER_POWER]										
	[4.	CLOCK DISTRIBUTION]	[53.	1394 CONTROLLER]										
	[5.	GPIO, IRQ, IDSEL MAP]	[54.	1394 BP REV1]										
	[6.	CPU-SOCKET 1 OF 2]	[55.	1394 PWR/DCPL]										
	[7.	CPU SOCKET 2 OF 2]	[56.	LAN NINEVEH]										
	[8.	CPU TERMINATION & MISC P/U P/D]	[57.	LAN NINEVEH]										
	[9.	CPU PLL FILTERED SUPPLY]	[58.	LAN NINEVEH]										
	[10.	MCH SECTIONS PAGE 1 OF 6]	[59.	AUDIO CODEC]										
	[11.	MCH SECTIONS PAGE 2 OF 6]	[60.	AUDIO DECOUPLING & JACK SENSE]										
	[12.	MCH SECTIONS PAGE 3 OF 6]	[61.	AUDIO SPDIF]										
	[13.	MCH SECTIONS PAGE 4 OF 6]	[62.	AUDIO JACK (BLUE GREEN PINK]										
	C	[14.	MCH SECTIONS PAGE 5 OF 6]	[63.			AUDIO JACK (BLACK ORANGE]							
[15.		MCH SECTIONS PAGE 6 OF 6]	[64.	AUDIO FP HEADERS & HDA HEADER]										
[16.		PLL & CRT FILTERS]	[65.	AUDIO MIC BIAS]										
[17.		MCH DECOUPLING AND COMP]	[66.	AUDIO VREG]										
[18.		MCH DCPL & VGA TERMINATION]	[67.	SPDIF HEADER]										
[19.		MCH VREFS & TERMINATION]	[68.	TPM 1.2]										
[20.		VGA CONNECTOR]	[69.	PORT ANGELES 1 OF 2]										
[21.		PCI EXPRESS X16]	[70.	PORT ANGELES 2 OF 2]										
[22.		PCI EXPRESS X16]	[71.	FDD CONN]										
[23.		PCI EXPRESS X16 COUPLING]	[72.	PS/2 CONNECTOR]										
[24.		240P CONN DDR2, CH A]	[72.	LPT SIGNALS]										
[25.		240P CONN DDR2, CH B]	[73.	LPT SIGNALS]										
[26.		DDR VTT TERMINATION]	[74.	SERIAL PORT A]										
[27.		DDR VTT DECOUPLING]	[75.	STUDIES PURPOSE]										
B		[28.	CK505 PAGE 1 OF 2]	[76.	SST SENSOR]									
	[29.	CK505 PAGE 2 OF 2]	[77.	FAN CONFIGURATION]										
	[30.	ICH9 1 OF 6 CONTROL]	[78.	MTG HOLES/LABELS]										
	[31.	ICH9 2 OF 6 CONTROL]	[79.	CORE VREG]										
	[32.	ICH9 3 OF 6 CONTROL]	[80.	CORE VREG]										
	[33.	ICH9 4 OF 6 - CONTROL]	[81.	VREG_SM_VTT]										
	[34.	ICH 5 OF 6 - CONTROL]	[82.	VREG_1P25_CORE MCH]										
	[35.	ICH 6 OF 6 - GROUND BODY]	[83.	MCH DCPL]										
	[36.	GPIO TERMINATION & RST STRAPS]	[84.	CORE VREG]										
	[37.	ICH PIN STRAPS]	[85.	VREG_FSB VTT & SFR]										
	[38.	ICH DECOUPLING]	[86.	VREG 1.25 MCH CL]										
	[39.	ME & CONTROL BUFFERS/ICH CIRCUITS]	[87.	CORE VREG]										
	[40.	SERIAL FLASH PRIMARY]	[88.	CORE VREG]										
	[41.	SATA CONNECTORS]	[89.	CORE VREG]										
	A	[42.	USB FP HDR 1]	[90.	NO PAGE TITLE FOUND!!!]									
[43.		USB FP HDR 2]	[91.	WAKE CONTROL SWITCH PS2/USB (BP RIGHT)]										
[44.		USB FP HDR 2]	[92.	VREG: DECOUPLING AND STITCHING]										
[45.		BACK PANEL USB]	[93.	VCCP VREG]										
[46.		BACK PANEL USB WITH ESATA]	[94.	VCCP VREG]										
[47.		PCI EXPRESS X1 #1]	[95.	VCCP VREG]										
[48.		PCI CONN 1]	[96.	VREG: VCCP DECOUPLING / 2X2 CONN]										
[49.		PCI CONN 2]												
8	7	6	5	4	3	2	1							

BEARLAKE-B ATX

CLASSIC SKU

FROSTBURG DRAGONTAIL PEAK

FAB C

TAPE-OUT: WWXX-2006

FAB A REV 3.03

CONROE, BEARLAKE, DDR?, ICH9, 2-CHANNEL DDR2, PCIEXPRESS GFX, ATX

CUSTOMER REFERENCE BOARD

POWER SYMBOLS USED:

VCC3

VCC

+12V

-12V

NOTES:

1. THIS SCHEMATIC DOCUMENTS THE GENERIC PRODUCT WITH ALL POSSIBLE CONFIGURATIONS. PLEASE REFER TO SPECIFIC PRODUCT PBA EPL S FOR ITEMS SHOWN AS OPTIONAL IN THE SCHEMATIC.

2. RESISTORS ARE IN OHMS UNLESS OTHERWISE SPECIFIED.

3. VCC = +5V UNLESS OTHERWISE SPECIFIED.

4. \* SUFFIX INDICATES ACTIVE LOW SIGNAL.

5. \I SUFFIX INDICATES SIGNAL EXITS HIERARCHICAL BLOCK.

6. THIS DOCUMENT ALSO EXISTS ON ELECTRONIC MEDIA.

BOM\_RELEASE\_DATE 1

PB\_NUMBER 1

3065 BOWERS AVE

SANTA CLARA, CA

95051

TITLE

?

INTEL

CONFIDENTIAL

DOCUMENT\_NUMBER

xxxxxx

PAGE

1/107

REV

3.01

CUSTOM TEXT B-PAGE


1

[PAGE\_TITLE=INDEX]

BPAGE DRAWING

frostburg\_fabc.sch.1.1


Sun Mar 18 18:42:55 2007



## MODULE REV DETAILS

MODULE NAME	REV	DATE

AFTER P\_PCIRST\*, HANDSHAKE (ON HL BUS) BETWEEN ICH/MCH MUST  
HAPPEN BEFORE H\_CPURST\* WILL BE ASSERTED/DE-ASSERTED



RESET MAP UPDATED: 09/06/2005


BPAGE DRAWING

frostburg\_fabc.sch\_1.3  
Sun Mar 18 18:42:56 2007

[PAGE\_TITLE=RESET MAP]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 3	REV 3.01
-----------------------	---------------------------	-----------	-------------







CUSTOM TEXT 2 BPAGE




CR-5 : g@FROSTBURG_FABC.LB.FROSTBURG_FABC(SCH_1):PAGE5												6		5		4		3		2		1																																			
ICH												MODULE REV DETAILS																																													
												MODULE NAME				REV		DATE																																							
D												IRQ ROUTING TABLE (EXCERPT FROM ICH BIOS BKM REV 0.72)																																													
												PCI X1 PCI X16																																													
												SLOT1 SLOT2 SLOT3 SLOT4 SLOT5 SLOT6 AUDIO LAN USB1 2.0 USB2 2.0 #1 #2 #3 #1 #2 SMBUS																																													
												P_INTA* IRQD IRQC IRQA IRQA IRQA C A																																													
												P_INTB* IRQA IRQB IRQD IRQB A																																													
												P_INTC* IRQA IRQB IRQD IRQB A																																													
												P_INTD* IRQB IRQA IRQD IRQB A																																													
												P_INTE* IRQD IRQC IRQD IRQB A																																													
												P_INTF* IRQA IRQB IRQD IRQB A																																													
												P_INTG* IRQB IRQA IRQD IRQC A																																													
												P_INTH* IRQC IRQD IRQB A																																													
												REQ/GNT 0 1 2 3 21 24																																													
												IDSEL 16 17 18 19 20 21 24																																													
												C												SMBUS ADDRESS LINES SA [2-0] SMBUS ADDRESS																																	
																								MEMORY SLOT-0 (CHANNEL-A: SLOT-0) 0 0 0 0A1H 0A0H																																	
																								MEMORY SLOT-1 (CHANNEL-A: SLOT-1) 0 0 1 0A3H 0A2H																																	
																								MEMORY SLOT-2 (CHANNEL-B: SLOT-0) 0 1 0 0A5H 0A4H																																	
																								MEMORY SLOT-3 (CHANNEL-B: SLOT-1) 0 1 1 0A7H0 A6H																																	
																								CK410 - - - 0D3H 0D2H																																	
																								DB800/DB400 - - - 0DDH 0DCH																																	
																								SMBUS DATA (EXCERPT FROM ICH BIOS BKM REV 0.72)																																	
																								B												P/D TO GND: BIOS NORMAL, RECOVER, CONFIGURE																					
																																				A												PORT ANGELES (BASED ON NATIONAL PA3.0, MAY 2004, REV 1.1; MULTI-PLEXED/PROGRAMMABLE GPIO PINS)									
																																																GPXX (PIN 103/118) STBY/VCC3 NOT USED (TP) I/O									
																																																GPXX (PIN 104/119) STBY/VCC3 1394 ENABLE I/O 1K P/D TO GND									
																																																GPXX (PIN 105/120) STBY/VCC3 NOT USED (TP) I/O									
																																																GPXX (PIN 106/121) STBY/VCC3 1 WATT VREG CONTROL I/O									
																																																GPXX (PIN 108/124) STBY/VCC3 1 WATT VREG CONTROL+ I/O									
																																																GPXX (PIN 109/126) STBY/VCC3 MEM. OVERVOLTAGE CONTROL1 I/O 10K EMPTY P/U TO V_3P3_STBY (1.8/1.9 VREG CTL)									
																																																GPXX (PIN 111/127) STBY/VCC3 MEM. OVERVOLTAGE CONTROL2 (TP) I/O									
																																																GPXX (PIN 112/128) STBY/VCC3 BOARD ID 5 I/O									
																																																GPXX (PIN 116) STBY 5V_DDCSDA I/O 2.2K P/U TO VCC									
												GPXX (PIN 114) STBY 5V_DDCSCL I/O 2.2K P/U TO VCC																																													
												GPXX (PIN 74/115/122) STBY/STBY/VCC3 3V_DDCSDA I/O 2.2K P/U TO VCC3																																													
												GPXX (PIN 75/113/125) STBY/STBY/VCC3 3V_DDCSCL I/O 2.2K P/U TO VCC3																																													
												GPXX (PIN 101) STBY 2X12 HDR DETECT I/O																																													
												GPXX (PIN 100) STBY NOT USED (TP) I/O																																													
												GPXX (PIN 102) N/C (PA30) NOT USED (PA30) N/C (PA30)																																													
												MULTI-PLEXED GPIO PINS ON PORT ANGELES WHICH ARE USED FOR SPECIFIC FUNCTIONS (NOT AS GPIO) ARE NOT IDENTIFIED HERE																																													
												UN-USED GPIO PINS ON PORT ANGELES ARE NOT IDENTIFIED HERE																																													
												TOTAL OF (33) POSSIBLE GPIO PINS ON PORT ANGELES (POWER WELL: STBY OR V_3P3_STBY = RESUME, VCC3 = MAIN).																																													
												NOTE: (0-4) GPs FROM THE FWH WERE NOT USED (POWER WELL = CORE, INPUT ONLY)																																													
												BPAGE DRAWING																																													
												frostburg_fabc.sch_1.5																																													
												Sun Mar 18 18:42:57 2007																																													
												INTEL CONFIDENTIAL																																													
												DOCUMENT_NUMBER																																													
												xxxxxx																																													
PAGE																																																									
5																																																									
REV																																																									
3.01																																																									
CUSTOM TEXT "B"PAGE																																																									
1																																																									

## MODULE REV DETAILS

MODULE NAME REV DATE

J1PR  
LGA775\_C  
REV=1.8J1PR  
LGA775\_C  
REV=1.8

## PRECISION FSB COMPENSATION RESISTORS




BPAGE DRAWING

frostburg\_fab.sch.1.6  
Sun Mar 18 18:42:58 2007





[PAGE\_TITLE=CPU-SOCKET 1 OF 2]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 6	REV 3.01
-----------------------	----------------------------	-----------	-------------

CUSTOM TEXT 2 BPAGE






## CPU GTLREF



DESIGN NOTE:  
KF CPU GTLREF: DEFAULT EMPTY

## MODULE REV DETAILS

MODULE NAME	REV	DATE



[PAGE\_TITLE=CPU  
BPAGE DRAWING

frostburg\_fabc.sch\_1.8  
Sun Mar 18 18:43:01 2007

TERMINATION & MISC P/U P/D]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	8	3.01


CUSTOM TEXT 2 BPAGE




MODULE REV DETAILS	
REV	DESCRIPTION
1	Initial Release
2	Added new features
3	Fixed bugs
4	Updated documentation
5	Added new modules
6	Fixed bugs
7	Updated documentation
8	Added new features
9	Fixed bugs
10	Updated documentation
11	Added new modules
12	Fixed bugs
13	Updated documentation
14	Added new features
15	Fixed bugs
16	Updated documentation
17	Added new modules
18	Fixed bugs
19	Updated documentation
20	Added new features
21	Fixed bugs
22	Updated documentation
23	Added new modules
24	Fixed bugs
25	Updated documentation
26	Added new features
27	Fixed bugs
28	Updated documentation
29	Added new modules
30	Fixed bugs
31	Updated documentation
32	Added new features
33	Fixed bugs
34	Updated documentation
35	Added new modules
36	Fixed bugs
37	Updated documentation
38	Added new features
39	Fixed bugs
40	Updated documentation
41	Added new modules
42	Fixed bugs
43	Updated documentation
44	Added new features
45	Fixed bugs
46	Updated documentation
47	Added new modules
48	Fixed bugs
49	Updated documentation
50	Added new features
51	Fixed bugs
52	Updated documentation
53	Added new modules
54	Fixed bugs
55	Updated documentation
56	Added new features
57	Fixed bugs
58	Updated documentation
59	Added new modules
60	Fixed bugs
61	Updated documentation
62	Added new features
63	Fixed bugs
64	Updated documentation
65	Added new modules
66	Fixed bugs
67	Updated documentation
68	Added new features
69	Fixed bugs
70	Updated documentation
71	Added new modules
72	Fixed bugs
73	Updated documentation
74	Added new features
75	Fixed bugs
76	Updated documentation
77	Added new modules
78	Fixed bugs
79	Updated documentation
80	Added new features
81	Fixed bugs
82	Updated documentation
83	Added new modules
84	Fixed bugs
85	Updated documentation
86	Added new features
87	Fixed bugs
88	Updated documentation
89	Added new modules
90	Fixed bugs
91	Updated documentation
92	Added new features
93	Fixed bugs
94	Updated documentation
95	Added new modules
96	Fixed bugs
97	Updated documentation
98	Added new features
99	Fixed bugs
100	Updated documentation

--	--	--


85 38 34 17 14 9 8 7  V\_FSB\_VTT



PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET  
TRACE WIDTH TO CAPS MUST BE NO SMALLER THAN 12 MIL



PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET  
TRACE WIDTH TO CAPS MUST BE NO SMALLER THAN 12 MIL



PLACE CLOSE TO THE GTLREF DIVIDER

[PAGE\_TITLE=CPU PLL FILTERED SUPPLY]

```
frostburg_fabc.sch_1.9
Sun Mar 18 18:43:02 2007
```

DOCUMENT_NUMBER	PAGE	REV
xxxxxxx	9	3.01

CUSTOM TEXT<sup>2</sup>BPAGE

10

## MODULE REV DETAILS

MODULE NAME	REV	DATE

U1UB

BRLK\_B

REV=1

PCIE

DMI

## SDVO CTRL DATA

1	SDVO CARD PRESENT, PEG DISABLED
0	SDVO DISABLED (DEFAULT)

2 OF 8

MCH COMPO/1 SIGNALS:  
TIE TOGETHER AT PINS.

## SIGNAL NAMING CONVENTION


EXP: PCI EXPRESS  
DMI: DIRECT MEDIA INTERFACE  
ITP: ICH TRANSMIT POSITIVE  
ITN: ICH TRANSMIT NEGATIVE  
IRP: ICH RECEIVE POSITIVE  
IRN: ICH RECEIVE NEGATIVE  
MTP: MCH TRANSMIT POSITIVE  
MTN: MCH TRANSMIT NEGATIVE  
MRP: MCH RECEIVE POSITIVE  
MRN: MCH RECEIVE NEGATIVE

J3UB  
HDR  
C85376-001

J2UB  
HDR

J9UB  
HDR

J7UB  
HDR



U1UB

BRLK\_B

REV=1

FSB

FSB

1 OF 8

DESIGN NOTE:

MCH GTLREF/01: SEPARATE SIGNALS ON EV ONLY;  
TIE TOGETHER AT PINS ON CRB.

[PAGE\_TITLE=MCH SECTIONS PAGE 1 OF 6]

BPAGE DRAWING

frostburg\_fabc.sch, 1.10  
Sun Mar 18 18:43:03 2007


INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	10	3.01




CUSTOM TEXT BPAGE

MODULE NAME	REV	DATE

MODULE NAME	REV	DATE










CUSTOM TEXT<sup>2</sup>BPAGE

MODULE NAME	REV	DATE



INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 16	REV 3.01
-----------------------	----------------------------	------------	-------------







D

C




B

A



## MODULE REV DETAILS

MODULE NAME	REV	DATE
-------------	-----	------






[PAGE\_TITLE=MCH DECOUPLING AND COMP]

BPAGE DRAWING

frostburg\_fabc.sch\_1.17  
Sun Mar 18 18:43:12 2007INTEL  
CONFIDENTIALDOCUMENT\_NUMBER  
xxxxxxPAGE  
17REV  
3.01

## MODULE REV DETAILS

MODULE NAME	REV	DATE



BPAGE DRAWING

frostburg\_fabc.sch\_1.18  
Sun Mar 18 18:43:13 2007

[PAGE\_TITLE=MCH DCPL &amp; VGA TERMINATION]







INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxxx	PAGE 18	REV 3.01
-----------------------	-----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

1

## MODULE REV DETAILS

MODULE NAME	REV	DATE



[PAGE\_TITLE=MCH VREFS &amp; TERMINATION]

BPAGE DRAWING

frostburg\_fabc.sch\_1.19  
Sun Mar 18 18:43:14 2007INTEL  
CONFIDENTIAL

DOCUMENT NUMBER	PAGE	REV
xxxxxx	19	3.01

CUSTOM TEXT 2 BPAGE

# BW\_ATX\_CORE

CR-20 -g @FROSTBURG\_FABC\_UB.FROSTBURG\_FABC(SCH\_1)-PAGE20

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BW_ATX_CORE	1.06.00	5-5-06

BOM NOTE:

CHANGE FOR BANDWIDTH OPTIMIZE FOR CRB

BOM NOTE:

STUFF FERRITE BEAD <693286-006> FOR <200MHZ BANDWIDTH CUTOFF  
REPLACE WITH 00HM 603 FOR >200MHZ BANDWIDTH CUTOFF

BOM NOTE:

DEFAULT: STUFF 10PF <A36094-025> FOR BANDWIDTH <200MHZ  
REPLACE WITH 3.3PF FOR BANDWIDTH >200MHZ

BOM NOTE:

DEFAULT: STUFF 22PF <A36096-030> FOR BANDWIDTH <200MHZ  
REPLACE WITH 3.3PF FOR BANDWIDTH >200MHZ

BOM NOTE:

DEFAULT: STUFF 10PF <A36094-025> FOR BANDWIDTH <200MHZ  
EMPTY FOR BANDWIDTH >200MHZ

CAD NOTE:

PLACE RESISTORS CLOSE TO FILTERS  
(CAPS / FERRITE-BEADS)


BPAGE DRAWING

frostburg\_fabc.sch\_1.20  
Sun Mar 18 18:43:15 2007

INTEL  
CONFIDENTIAL



DOCUMENT NUMBER	PAGE	REV
xxxxxxx	20	3.01

CUSTOM TEXT BPAGE




PCI EXPRESS  
16-PORT  
RIGHT LATCH  
(DEFAULT)


STUFF	J6UB	88	87
EMPTY	J10UB	39	38
		49	48
		102	101
			92




MODULE NAME	REV	DATE
BW ATX CORE	1.06.00	5-5-06



ALWAYS STUFF C99UB & C95UB  
EVEN IF J6UB IS EMPTY



PLACE NEAR EDGE OF PEG SLOT  
FOR SIGNAL TRANSITION REF



INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 21	RE 3.01
-----------------------	----------------------------	------------	------------

frostburg\_fabc.sch\_1.21  
Sun Mar 18 18:43:16 2007

CUSTOM TEXT<sup>2</sup>BPAGE


## BW\_ATX\_CORE

CR-22 - 8 @FROSTBURG\_FABC JB.FROSTBURG\_FABC(Sch\_1)-PAGE22

## SLOT 1

PCI EXPRESS  
16-PORT  
LEFT LATCH

## BOM NOTE:

STUFF J6UB  
EMPTY J10UB

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BW_ATX_CORE	1.06.00	5-5-06

## DESIGN NOTE:

PCIE X16 GRAPHIC CONNECTOR WITH LEFT LATCH

[PAGE\_TITLE=PCI EXPRESS X16]

INTEL CONFIDENTIAL	DOCUMENT NUMBER xxxxxxx	PAGE 22	REV 3.01
-----------------------	----------------------------	------------	-------------

BPAGE DRAWING

frostburg\_fabc.sch\_1.22  
Sun Mar 18 18:43:17 2007

CUSTOM TEXT BPAGE

## BW\_ATX\_CORE

CR-23 8 @FROSTBURG\_FABC JB.FROSTBURG\_FABC(Sch\_1)-PAGE23

6

5

4


3

2

1

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BW_ATX_CORE	1.06.00	5-5-06




BPAGE DRAWING

frostburg\_fabc.sch\_1.23  
Sun Mar 18 18:43:18 2007

[PAGE\_TITLE=PCI EXPRESS X16 COUPLING]

INTEL CONFIDENTIAL	DOCUMENT NUMBER xxxxxxx	PAGE 23	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2BPAGE











## MODULE REV DETAILS

MODULE NAME	REV	DATE



BPAGE DRAWING

frostburg\_fabc.sch, 1.26  
Sun Mar 18 18:43:30 2007

(PAGE\_TITLE=DDR VTT TERMINATION)


INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 26	REV 3.01
-----------------------	---------------------------	------------	-------------

CUSTOM TEXT BPAGE


## DECOUPLING CAPACITORS FOR DDR TERMINATION RESISTORS

## MODULE REV DETAILS


MODULE NAME	REV	DATE




DESIGN NOTE:  
CH A V\_SM\_VTT DECOUPLING CAPS






DESIGN NOTE:  
CH B V\_SM\_VTT DECOUPLING CAPS




DESIGN NOTE:  
CH A ADDRESS/CONTROL STITCHING CAPS (V\_SM\_VTT - V\_SM)



DESIGN NOTE:  
CH B ADDRESS/CONTROL STITCHING CAPS (V\_SM\_VTT - V\_SM)



DESIGN NOTE:  
DEFAULT: STUFF R72MY



DESIGN NOTE:  
STUFF R73MY AND R74MY FOR ME SKU  
UNSTUFF FOR NON-ME SKU

DESIGN NOTE:  
STUFF FOR NON-ME SKU  
UNSTUFF FOR ME SKU

[PAGE\_TITLE=DDR VTT DECOUPLING]

BPAGE DRAWING

frostburg\_fabc.sch, 1.27  
Sun Mar 18 18:43:31 2007

INTEL  
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxxx	27	3.01

CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
CK505 ATX BLB	0.0.1	9/7/2006


STRAP	MODE	STUFF	UNSTUFF
LTE	LT ENABLED	R66CK	R66CK
	LT DISABLED	R66CK	R65CK
ITP_EN	ITP ENABLED (SRC5 DISABLED)	R26CK	R24CK
	SRC5 ENABLED (ITP DISABLED)	R24CK	R26CK
SRC5_EN	SRC5 ENABLED	R4CK	R5CK
	SRC5 DISABLED	R5CK	R4CK




CAD NOTE:

OVERLAP PADS



CAD NOTE:

DO NOT STUB OFF MORE THEN 250 MILS





MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06




[PAGE\_TITLE= ICH9 1 OF 6 CONTROL]



BPAGE DRAWING

frostburg\_fabc.sch\_1.30  
Sun Mar 18 18:43:35 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 30	REV 3.01
-----------------------	----------------------------	------------	-------------

CAD NOTE:  
PLACE ALL NEAR ICH

CAD NOTE: ATX: HSO5 ROUTE TO 2ND PCIEX1

BOM NOTE:  
STUFF C44LB AND C45LB FOR TEST TOOL

## MODULE REV DETAILS

MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06

[PAGE\_TITLE=ICH9 2 OF 6 CONTROL]

BPAGE DRAWING


frostburg\_fabc.sch, 1.31  
Sun Mar 18 18:43:36 2007INTEL  
CONFIDENTIAL

DOCUMENT NUMBER	PAGE	REV
xxxxxxx	31	3.01


CUSTOM TEXT 2 BPAGE



MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06



---



100




## MODULE REV DETAILS

MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06

CAD NOTE:  
PLACE AT ICH

DESIGN NOTE:  
DO NOT STUFF CIRCUIT. INTERNAL PULL-UP EXIST IN ICH9.



LDRQ1#/GPIO23  
FWH0/LAD0  
FWH1/LAD1  
FWH2/LAD2  
FWH3/LAD3  
LDRQ0#  
FWH4/LFRAME#  
HDA BIT CLK  
HDA RST#  
HDA SDIO0  
HDA SDIO1  
HDA SDIO2  
TP AUD LINK SDI3  
HDA SDIO3  
HDA SDOUT  
HDA SYNC  
CLK14

GLAN CLK  
LAN RSTSYN  
LAN RST#  
LAN RXD0  
LAN RXD1  
LAN RXD2  
LAN TXD0  
LAN TXD1  
LAN TXD2

RTCX1  
RTCX2  
RTCST#  
SRTCST#  
SMBCLK  
SMBDATA  
SMBALERT#/GPIO11  
SMLINK0  
SMLINK1

SPI MOSI  
SPI MISO  
SPI CS0#  
SPI CLK  
SPI CS1\_N

REV=1.00

U1LB  
ICH9

LPC

AUDIO

LAN

RTC

SPI

40F6

GPIO0

GPIO8

WOL EN#GPIO9

ALERT#/GPIO10

GPIO12

GPIO13

GPIO14/CLGPIO2

GPIO15

GPIO16

GPIO18

GPIO20

GPIO24/CLGPIO0

GPIO25

S4\_STATE#/GPIO26

QRT\_STATE0/GPIO27

QRT\_STATE1/GPIO28

GPIO32

GPIO33

GPIO34

SATACLKREQ#/GPIO35

GPIO56

GPIO57/CLGPIO5

CPU\_PWRGD

LAN100\_SLP

THRM#

VRMPWRGD

MCH\_SYNC#

PWRBTN#

RI#

SUSCLK

SYS\_RESET#

INTRUDER#

PWROK

RSMRST#

INTVRMEN

SPKR

SLP\_S3#

SLP\_S4#

SLP\_S5#

SLP\_M#

CK\_PWRGD

TP0

TP1

TP2

TP3

BPAGE DRAWING



frostburg\_fabc.sch.1.33

Sun Mar 18 18:43:39 2007




[PAGE\_TITLE=ICH9 4 OF 6 - CONTROL]

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	xxxxxxx	33	3.01

CUSTOM TEXT 2 BPAGE



BOM NOTE:  
STUFF TO ENABLE NO-REBOOT OPTION AT  
POWER-UP (CONFIGURATION STRAPPING).



MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/0






## MODULE REV DETAILS

MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06

## BOM NOTE:


DEFAULT EMPTY: STUFF 10K OHM RES (R54LB) FOR ICH PORT80 LED FEATURE (TDE EXPERIMENT)



## BOOT SELECT STRAPS

## BOM NOTE:

STUFF FOR PRODUCT



[PAGE\_TITLE=GPIO TERMINATION &amp; RST STRAPS]

## BPAGE DRAWING







frostburg\_fabc.sch.1.36  
Sun Mar 18 18:43:43 2007INTEL  
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxx	36	3.01






CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06



**DESIGN NOTE:**  
RTC: FLIP-LID XTAL HOLDER (XY1LB)  
USES STANDARD XTAL (Y1LB)



## BPAGE DRAWING

frostburg\_fabc.sch, 1.37  
Sun Mar 18 18:43:44 2007

## [PAGE\_TITLE=ICH PIN STRAPS]


INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	37	3.01

CUSTOM TEXT 2 BPAGE


## MODULE REV DETAILS

MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06


PCI



PCI EXPRESS DECOUPLING FILTER




SATA BG




LAN VCCPAUX




PCI-E




VCC3




USB CLASSIC FILTER




SATA PLL FILTER



PCI-E




ICH




BOM NOTE: 4.7UF (C34LB) STUFF FOR SIGNAL QUALITY


USB HS (HI-SPEED) FILTER



USB VCCUABG




DMI PLL FILTER




SATA RX/TX




V\_FSB\_VTT




V\_3P0\_BAT\_VREG




V\_FSB\_VTT




V\_1P05\_VCCPAUX




V\_1P5\_CL\_INT




V\_1P05EP\_INT

DESIGN NOTE:  
DEFAULT STUFFED: 0 OHM 0603 TRAP (R22LB)  
OPTION: EMPTY (R22LB) FOR NON-INTEL LAN

V\_3P3\_EPW



V\_3P3\_EPW\_R



BPAGE DRAWING

frostburg\_fabc.sch.1.38  
Sun Mar 18 18:43:46 2007

[PAGE\_TITLE=ICH DECOUPLING]




INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	38	3.01

CUSTOM TEXT 2 BPAGE


## MODULE REV DETAILS

MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06

## DESIGN NOTE: VRMPWRGD SEQUENCE CIRCUIT


BOM NOTE:  
EMPTY FOR NON-AMTDESIGN NOTE:  
CL DEBUG FEATURE, MAY NOT NEED FOR PRODUCTBOM NOTE: STUFF R203LB &  
EMPTY R103LB FOR NON AMTBOM NOTE:  
STUFF FOR  
NON INTEL  
LAN

## CL VREF



TP5\_DEBUG

TP4\_DEBUG

DESIGN NOTE:  
DEBUG PURPOSE.[PAGE\_TITLE=ME  
BPAGE DRAWING & CONTROL BUFFERS/ICH CIRCUITS]frostburg\_fabc.sch\_1.39  
Sun Mar 18 18:43:47 2007


INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 39	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
ICH9	0.2.1	08/30/06

## PRIMARY SERIAL FLASH






## BOM NOTE:

DEFAULT 0.01UF, 0402, A36096-008, 10%, 25V, X7R  
OPTIONAL 0 OHM, 0402, A36093-001


## DESIGN NOTE:

BIOS &amp; SILK SCREEN DENAOTE AS PORT0





## DESIGN NOTE:

BIOS &amp; SILK SCREEN DENAOTE AS PORT2



## DESIGN NOTE:

BIOS &amp; SILK SCREEN DENAOTE AS PORT4




## MODULE REV DETAILS

MODULE NAME	REV	DATE


## DESIGN NOTE:

BIOS &amp; SILK SCREEN DENAOTE AS PORT1



## DESIGN NOTE:

BIOS &amp; SILK SCREEN DENAOTE AS PORT3



## BPAGE DRAWING

frostburg\_fabc.sch, 1.41  
Sun Mar 18 18:43:50 2007

[PAGE\_TITLE=SATA CONNECTORS]


INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 41	REV 3.01
-----------------------	---------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

## FRONT PANEL HEADER #1

## MODULE REV DETAILS

MODULE NAME	REV	DATE



[PAGE\_TITLE=USB FP HDR 1]

BPAGE DRAWING

frostburg\_fabc.sch, 1.42  
Sun Mar 18 18:43:51 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxxx	42	3.01


CUSTOM TEXT 2 BPAGE

1

## FRONT PANEL HEADER #2

## MODULE REV DETAILS


MODULE NAME	REV	DATE



## FRONT PANEL HEADER #3

## MODULE REV DETAILS


MODULE NAME	REV	DATE




## BACK PANEL USB

## MODULE REV DETAILS

MODULE NAME	REV	DATE



CAD NOTE:

PLACE CAP AS CLOSE AS POSSIBLE  
TO USB CONNECTOR

[PAGE\_TITLE=BACK PANEL USB]

## BPAGE DRAWING

frostburg\_fabc.sch, 1.45  
Sun Mar 18 18:43:54 2007INTEL  
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxxx	45	3.01

CUSTOM TEXT 2 BPAGE

## [PAGE\_TITLE=BACK PANEL USB WITH ESATA]

## MODULE REV DETAILS

MODULE NAME	REV	DATE

DESIGN NOTE:  
MJ/USB DUAL


CAD NOTE:  
DO NOT CHANGE TO 402  
OVERLAPPING FOOTPRINTS

BOM NOTE:

CONNECTOR STUFFING OPTIONS:

RJ45/2 USB - C73572-001 (DEFAULT)  
DOUBLE STACK USB - 749193-001, NOT 642575-124

DOUBLE-STACK CONNECTOR FOR USB/LAN IS ON OTHER PAGE  
WITH THE REST OF THE CONNECTOR




CAD NOTE:

OVERLAP WITH MAGJACK FOOTPRINT


BOM NOTE:

EMPTY, EXCEPT FOR USB W/NO-LAN OPTION  
CONNECTOR STUFFING OPTIONS:  
RJ45/2 USB - A11509-001 (OLDER DESIGNS,  
PRE-GIGABIT LAN)  
DOUBLE STACK USB (NO LAN) - 749193-001




CAD NOTE:

PLACE CAP AS CLOSE AS POSSIBLE  
TO USB CONNECTOR





DESIGN NOTE:  
USB/ESATA DUAL STACK

CAD NOTE:  
DO NOT CHANGE TO 402  
OVERLAPPING FOOTPRINTS



CAD NOTE:

PLACE CAP AS CLOSE AS POSSIBLE  
TO USB CONNECTOR



## BPAGE DRAWING

frostburg\_fabc.sch.1.46  
Sun Mar 18 18:43:56 2007

INTEL  
CONFIDENTIAL

DOCUMENT NUMBER	PAGE	REV
xxxxxx	46	3.01

CUSTOM TEXT 2 BPAGE


## MODULE REV DETAILS

MODULE NAME	REV	DATE

## EXPANSION SLOT 2

CAD NOTE:

PCI-E X1 SLOT 1 CLOSEST TO PEGX16

PCI EXPRESS  
1-PORT

[PAGE\_TITLE=PCI EXPRESS X1 #1]

BPAGE DRAWING

frostburg\_fabc.sch, 1.47  
Sun Mar 18 18:43:58 2007


INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 47	REV 3.01
-----------------------	---------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

## EXPANSION SLOT 3

	MODULE REV DETAILS
--	--------------------

MODULE NAME	REV	DATE



[PAGE\_TITLE=PCI

CONN 1]

BPAGE DRAWING

frostburg\_fabc.sch\_1.48  
Sun Mar 18 18:44:00 2007

INTEL  
CONFIDENTIAL

DOCUMENT_M	XXXXXXX
------------	---------

PAGE	REV
48	3.01

CUSTOM TEXT<sup>2</sup>BPAGE

10




## EXPANSION SLOT 4 (FURTHEST FROM CPU)

## MODULE REV DETAILS

MODULE NAME	REV	DATE

## PCI SLOT 2



[PAGE\_TITLE=PCI CONN 2]

BPAGE DRAWING

frostburg\_fabc.sch, 1.49  
Sun Mar 18 18:44:02 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 49	REV 3.01
-----------------------	----------------------------	------------	-------------



CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE

VCC

PCI PULL-UPS



[PAGE\_TITLE=PCI TERMINATION]

BPAGE DRAWING


frostburg\_fabc.sch, 1.50  
Sun Mar 18 18:44:04 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 50	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS


MODULE NAME	REV	DATE



## BOM NOTE:

BOM=CORE\_STDFNTPNL\_E

DEFAULT EMPTY: STUFF 0 OHM RES (R206LB) FOR ICH PORT80 LED FEATURE (TDE EXPERIMENT)



[PAGE\_TITLE=STD FRONT PANEL HDR]

## BPAGE DRAWING

frostburg\_fabc.sch, 1.51  
Sun Mar 18 18:44:06 2007INTEL  
CONFIDENTIAL


DOCUMENT_NUMBER	PAGE	REV
xxxxxx	51	3.01

CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS


MODULE NAME	REV	DATE

## FRONT PANEL POWER #1



## DESIGN NOTE:

STUFFING THE THERMISTOR ASSUMES FRONT PANEL CARD HAS NO FUSE AND DOES NOT PROVIDE OVER-CURRENT PROTECTION




## CAD NOTE:

DUAL FOOTPRINT: PLACE 0 OHM 1206 IN PARALLEL WITH THERMISTOR

## BOM NOTE:


STUFF 0 OHM INSTEAD OF THERMISTOR FOR PRODUCT WITH FUSE ON FRONT PANEL



## CAD NOTE:


PLACE DECOUPLING AS CLOSE AS POSSIBLE TO USB CONNECTOR

## FRONT PANEL POWER #2



## DESIGN NOTE:

STUFFING THE THERMISTOR ASSUMES FRONT PANEL CARD HAS NO FUSE AND DOES NOT PROVIDE OVER-CURRENT PROTECTION




## CAD NOTE:

DUAL FOOTPRINT: PLACE 0 OHM 1206 IN PARALLEL WITH THERMISTOR

## BOM NOTE:


STUFF 0 OHM INSTEAD OF THERMISTOR FOR PRODUCT WITH FUSE ON FRONT PANEL



## CAD NOTE:


PLACE DECOUPLING AS CLOSE AS POSSIBLE TO USB CONNECTOR

## FRONT PANEL POWER #3



## DESIGN NOTE:

STUFFING THE THERMISTOR ASSUMES FRONT PANEL CARD HAS NO FUSE AND DOES NOT PROVIDE OVER-CURRENT PROTECTION



## CAD NOTE:

DUAL FOOTPRINT: PLACE 0 OHM 1206 IN PARALLEL WITH THERMISTOR

## BOM NOTE:

STUFF 0 OHM INSTEAD OF THERMISTOR FOR PRODUCT WITH FUSE ON FRONT PANEL



## CAD NOTE:

PLACE DECOUPLING AS CLOSE AS POSSIBLE TO USB CONNECTOR

BPAGE DRAWING

frostburg\_fabc.sch, 1.52  
Sun Mar 18 18:44:07 2007


[PAGE\_TITLE=USB\_FP\_HEADER\_POWER]

INTEL  
CONFIDENTIALDOCUMENT\_NUMBER  
xxxxxxPAGE  
52REV  
3.01

CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
TI_1394A_2	1.05.00	12.30.05



BPAGE DRAWING

frostburg\_fabc.sch.1.53  
Sun Mar 18 18:44:08 2007

[PAGE\_TITLE=1394 CONTROLLER]

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	xxxxxx	53	3.01





CUSTOM TEXT 2 BPAGE

1

## MODULE REV DETAILS




MODULE NAME	REV	DATE
TI_1394A_2	1.05.00	12.30.05

CAD NOTE:  
PLACE CLOSE TO CONTROLLER



CAD NOTE:  
TRACE WIDTH = 3.9 MIL  
SPACING = 8.1 MIL  
SPACING TO OTHER  
LINES = 15 MIL

CAD NOTE:  
PLACE CLOSE TO 1394 HDR



CAD NOTE:  
TRACE WIDTH = 3.9 MIL  
SPACING = 8.1 MIL  
SPACING TO OTHER  
LINES = 15 MIL

CAD NOTE:  
PLACE CLOSE TO 1394 HEADER

CAD NOTE:  
TRACE WIDTH = 3.9 MIL  
SPACING = 8.1 MIL  
SPACING TO OTHER  
LINES = 15 MIL

## BPAGE DRAWING

frostburg\_fabc.sch\_1.54  
Sun Mar 18 18:44:10 2007

[PAGE\_TITLE=1394 BP REV1]


INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 54	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

1




## MODULE REV DETAILS

MODULE NAME	REV	DATE
TI_1394A_2	1.05.00	12.30.05




BOM NOTE:  
STUFF BOTH RESISTORS FOR  
1394 DOWN W/O EEPROM

## EEPROM



- GLOBAL RESET IS A POWER ON RESET  
- 1394 CONTROLLER IS COMPLETELY NON-FUNCTIONAL WHEN ASSERTED  
- ALL REGISTERS ARE SET TO THEIR DEFAULT STATES, INCLUDING ONES NOT RESET BY PCI\_RST



## 1394 DECOUPLING

## BPAGE DRAWING

[PAGE\_TITLE=1394

PWR/DCPL]

frostburg\_fabc.sch, 1.55  
Sun Mar 18 18:44:11 2007INTEL  
CONFIDENTIALDOCUMENT\_NUMBER  
xxxxxxPAGE  
55REV  
3.01

CUSTOM TEXT 2 BPAGE


## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_INTEL_LAN	01.03.00	12-08-06


D20909-002  
U1LN  
NINEVEH0P99B

BOM NOTE:

FOR EKRON USE IPN D23402-001




1 of 2



BOM NOTE:

EKRON MODE SELECT OPTIONS: FOLLOW BELOW FOR  
RESISTOR STUFFING CONFIGURATION

TESTEN	MODE 0	MODE 1	MODE 2	MODE 3	MODE 4
TESTEN	NOT SUPPORTED	0 (EXTERNAL)	1 (EXTERNAL)	1 (EXTERNAL)	1 (EXTERNAL)
ISOL_TCK	NOT SUPPORTED	0 (INTERNAL)	0 (EXTERNAL)	0 (INTERNAL)	1 (EXTERNAL)
ISOL_TI	NOT SUPPORTED	1 (EXTERNAL)	0 (EXTERNAL)	1 (EXTERNAL)	0 (INTERNAL)
ISOL_EXEC	NOT SUPPORTED	1 (EXTERNAL)	1 (EXTERNAL)	1 (EXTERNAL)	0 (INTERNAL)




BOM NOTE:


STUFF R11LN FOR NINEVEH  
ALL OTHERS ARE EMPTY

BOM NOTE:

PLACE JCLK TERMINATION (R16LN) CLOSE TO LAN



## LAN CRYSTAL



## BPAGE DRAWING

frostburg\_fabc.sch.1.56  
Sun Mar 18 18:44:12 2007INTEL  
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxx	56	3.01


CUSTOM TEXT 2 BPAGE

[PAGE\_TITLE= LAN NINEVEH]



## MODULE REV DETAILS



MODULE NAME	REV	DATE
BL_INTEL_LAN	01.03.00	12-08-06

LAN CONNECTOR  
DEFAULT GIGABIT

## MAGJACK BI-COLOR SPEED LED

10 MBPS	OFF
100 MBPS	GREEN
1000 MBPS	YELLOW



## USB STACK



C73572-005

**BOM NOTE:**  
DEFAULT (JA1LN): C73572-005 (NINEVEH)  
OPTIONAL(JA1LN): C51242-005 (EKRON-N)

**BOM NOTE:**  
DEFAULT: STUFF FOR NINEVEH  
EMPTY (UN-STUFF) CAP/RES FOR EKRON



**BOM NOTE:**  
DEFAULT: STUFF FOR NINEVEH  
EMPTY (UN-STUFF) CAPS FOR EKRON

**BOM NOTE:**  
DEFAULT: STUFF (4) RES WITH 49.9 OHM  
(A93548-045) FOR NINEVEH  
CHANGE (4) RES TO 54.9 OHM  
(A93548-279) FOR EKRON

**BOM NOTE:**  
DEFAULT: STUFF FOR NINEVEH  
EMPTY (UN-STUFF) CAPS, RESISTORS FOR EKRON

## DIFFERENTIAL PAIR TERMINATIONS

## BPAGE DRAWING

frostburg\_fabc.sch, 1.57  
Sun Mar 18 18:44:14 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 57	REV 3.01
-----------------------	----------------------------	------------	-------------


[PAGE\_TITLE= LAN NINEVEH]

CUSTOM TEXT 2 BPAGE

1

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_INTEL_LAN	01.03.00	12-08-06




	1
--	---


## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06



CAD NOTE: PLACE NEAR CDC PINS




AUD\_FILTER\_33




## JACK DETECT NETWORK




## PC BEEP



## SUPPLY DECOUPLING



V\_AUD\_ANALOG



## BPAGE DRAWING

frostburg\_fabc.sch, 1.60  
Sun Mar 18 18:44:18 2007


[PAGE\_TITLE=AUDIO DECOUPLING &amp; JACK SENSE]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 60	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06



[PAGE\_TITLE=AUDIO SPDIF]

## BPAGE DRAWING

frostburg\_fabc.sch, 1.61  
Sun Mar 18 18:44:19 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 61	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06

TOP  
PORT CMIDDLE  
PORT DBOTTOM  
PORT F/E

## BOM NOTE:

ALC268:STUFF C113AU, C114AU  
ALC888/9271D:STUFF C102AU, C103AU

## CAD NOTE:

DUAL SITE C113AU WITH C102AU.  
DUAL SITE C114AU AND C103AU

## BOM NOTE:

DEFAULT: STUFF JA5AU WITH C94525-001 5-STACK  
OPTIONAL: STUFF JA6AU WITH C73570-001 3-STACK


## BOM NOTE:

FB OPTION: 0.2AMP (693286-014), 0603  
RES OPTION: 0 CHM (108506-004), 0603

## BOM NOTE:



DEFAULT: ALC888 STUFF 470PF  
OPTIONAL: 9271D STUFF 0.9UF(A36096-045)

## BOM NOTE:

DEFAULT: ALC268/888 STUFF A93548-181(20K 1%)  
OPTION:STAC9271D STUFF A93548-124 (39.2K 1%)

BOM NOTE:	
FB OPTION: 0.2AMP (693286-014).	0603
RES OPTION: 0 OHM (108506-004).	0603

MODULE REV DETAILS		
MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06



[PAGE\_TITLE=AUDIO      JACK   (BLACK   ORANGE)]

BPAGE DRAWING


frostburg\_fabc.sch\_1.63  
Sun Mar 18 18:44:21 2007

INTEL  
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxxx	63	3.01

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06



[PAGE\_TITLE=AUDIO FP HEADERS &amp; HDA HEADER]

BPAGE DRAWING

frostburg\_fabc.sch, 1.64  
Sun Mar 18 18:44:23 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 64	REV 3.01
-----------------------	----------------------------	------------	-------------


CUSTOM TEXT 2 BPAGE




## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06

## REAR MIC BIAS



## FRONT MIC BIAS



[PAGE\_TITLE=AUDIO MIC BIAS]

BPAGE DRAWING




frostburg\_fabc.sch, 1.65  
Sun Mar 18 18:44:24 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 65	REV 3.01
-----------------------	---------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL AUDIO	0.06.00	10-12-06



BPAGE DRAWING

frostburg\_fabc.sch.1.66  
Sun Mar 18 18:44:25 2007

[PAGE\_TITLE=AUDIO VREG]

INTEL CONFIDENTIAL	DOCUMENT NUMBER xxxxxx	PAGE 66	REV 3.01
-----------------------	---------------------------	------------	-------------













CUSTOM TEXT 2 BPAGE



## TPM 1.2

## MODULE REV DETAILS

MODULE NAME	REV	DATE
TPM1.2	1.2.0	41.4.06



[PAGE\_TITLE=TPM 1.2]

## BPAGE DRAWING

frostburg\_fabc.sch.1.68  
Sun Mar 18 18:44:28 2007


INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	68	3.01

CUSTOM TEXT 2\_BPAGE


## SIO TRIPLE SITE (SMSC LPC47M182, WINBOND PC8347L, WINBOND WPCD376I)

## MODULE REV DETAILS

MODULE NAME	REV	DATE
SIO_CIR_ICH9	1.01.00	01.22.07



## DECOUPLING



BPAGE DRAWING

frostburg\_fabc.sch, 1.69  
Sun Mar 18 18:44:29 2007

[PAGE\_TITLE=PORT ANGELES 1 OF 2]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	69	3.01

CUSTOM TEXT 2 BPAGE


1

## MODULE REV DETAILS


MODULE NAME	REV	DATE
SIO_GIR_ICH9	1.01.00	01.22.07

NOTE: DEFAULT TYPE IS LISTED FIRST  
SEE PORT ANGELES SPEC P. 16 FOR TYPE DESCRIPTION

PIN	FUNCTION	TYPE
1	TEST_EN	3P0
2	AUD_LINK_RST*	SI
3	CDC_DWN_ENAB/GPIO12*	5V/O12
70	PRIMARY_HD*	3ISPU_400
71	SECONDARY_HD*	3ISPU_400
72	SCSI*	3ISPU_400
75	FPRST*	3ISPU_400
80	PWRGD_PS	3ISPU_400
81	CPU_PRESENT*	3ISPU_400
83	SLP_S3*	3IS_400
84	SLP_S5*	3IS_400
87	SMB_CLK_M	3IOD6
88	SMB_CLK_R	3IOD6
89	SMB_DAT_M	3IOD6
90	SMB_DAT_R	3IOD6
124	5V_DDCSDA/GPIO8	5IOD6/3IO8
125	5V_DDCSCL/GPIO9	5IOD6/3IO8
126	3V_DDCSDA/GPIO10	3IOD6/3IO8
127	3V_DDCSCL/GPIO11	3IOD6/3IO8



## SCSI ACTIVITY HEADER



BPAGE DRAWING

frostburg\_fabc.sch, 1.70  
Sun Mar 18 18:44:31 2007


[PAGE\_TITLE=PORT ANGELES 2 OF 2]

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	xxxxxx	70	3.01

CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
SIO_CIR_ICH9	1.01.00	01.22.07



BPAGE DRAWING

frostburg\_fabc.sch, 1.71  
Sun Mar 18 18:44:32 2007

[PAGE\_TITLE=FDD CONN]


INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 71	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

1

## MODULE REV DETAILS

MODULE NAME	REV	DATE
SIO_GIR_ICH9	1.01.00	01.22.07



BPAGE DRAWING

frostburg\_fabc.sch\_1.72  
Sun Mar 18 18:44:34 2007


[PAGE\_TITLE=PS/2 CONNECTOR]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 72	REV 3.01
-----------------------	---------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE




## LPT PULLUPS




BOM NOTE:

STUFF FOR CONSUMER IR SUPPORT  
ONLY WITH WINBOND -3761 DEVICE

## FRONT PANEL RECEIVERS



## BACK PANEL BLASTERS



## MODULE REV DETAILS

MODULE NAME	REV	DATE
SIO_CIR_1CH9	1.01.00	01.22.07

## BPAGE DRAWING

frostburg\_fabc.sch, 1.73  
Sun Mar 18 18:44:35 2007

## [PAGE\_TITLE=LPT SIGNALS]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	73	3.01



CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
SIO_CIR_1CH9	1.01.00	01.22.07

## BOM NOTE:

DO NOT USE NATIONAL OR  
GOLDSTAR PARTS OF THIS BASE PN



## BPAGE DRAWING

frostburg\_fabc.sch\_1.74  
Sun Mar 18 18:44:36 2007


[PAGE\_TITLE=SERIAL PORT A]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 74	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

MODULE REV DETAILS

MODULE NAME	REV	DATE
SUPER_IO	1.08.01	2.10.06



BPAGE DRAWING

frostburg\_fabc.sch, 1.75  
Sun Mar 18 18:44:38 2007

[PAGE\_TITLE=STUDIES PURPOSE]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 75	REV 3.01
-----------------------	----------------------------	------------	-------------



CUSTOM TEXT 2 BPAGE

1

## SST SENSORS

## MODULE REV DETAILS

MODULE NAME	REV	DATE
SST	1.3.0	41.3.06



BPAGE DRAWING

frostburg\_fabc.sch\_1.76  
Sun Mar 18 18:44:39 2007

[PAGE\_TITLE=SST SENSOR]

INTEL CONFIDENTIAL	DOCUMENT NUMBER xxxxxx	PAGE 76	REV 3.01
-----------------------	---------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

MODULE NAME	REV	DATE
SST	1.3.0	41.3.06

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 77	PAGE 3
-----------------------	----------------------------	------------	-----------

CR-78 : 8 @FROSTBURG\_FABC\_LB.FROSTBURG\_FABC(S&H\_1).PAGE78

654321

DESIGN NOTE:

PB MOUNTING HOLE

J1PB  
MTG\_HOLE  
NC9  
9  
EMPTY

J8PB  
MTG\_HOLE  
NC9  
9  
EMPTY

J9PB  
MTG\_HOLE  
NC9  
EMPTY

J2PB  
MTG\_HOLE  
NC9  
9  
EMPTY

J7PB  
MTG\_HOLE  
NC9  
9  
EMPTY

J10PB  
MTG\_HOLE  
NC9  
EMPTY

J4PB  
MTG\_HOLE  
NC9  
9  
EMPTY

J6PB  
MTG\_HOLE  
NC9  
9  
EMPTY

J11PB  
MTG\_HOLE  
NC9  
EMPTY

J3PB  
MTG\_HOLE  
NC9  
9  
EMPTY

J5PB  
MTG\_HOLE  
NC9  
9  
EMPTY

DESIGN NOTE:

LABELS

1500X150\_TARGET  
LB6PB  
LABEL  
A30094-001

DESIGN NOTE:

CAD NOTE:

LB6PB: PLACE KOZ TARGET NEAR CPU AND DIMMS FOR BUILD/WOC NOTES

DESIGN NOTE:

DESIGN NOTE:

DESIGN NOTE:

DESIGN NOTE:

200956-001 (NO CONCEPT MODEL): CE MARK SHOULD BE COVERED WITH BLANK WHITE LABEL UNTIL CERTIFIED (MAY NOT BE ON RVP DESIGNS)

628492-001: FCC MARK SHOULD BE COVERED WITH BLANK WHITE LABEL UNTIL CERTIFIED (MAY NOT BE ON RVP DESIGNS)

622954-001: C-TICK MARK SHOULD BE COVERED WITH BLANK WHITE LABEL UNTIL CERTIFIED (MAY NOT BE ON RVP DESIGNS)

KOREAN CERT (NO IPN, NO CONCEPT MODEL) SHOULD BE COVERED WITH BLANK WHITE LABEL UNTIL CERTIFIED (NOT ON RVP DESIGNS)

1375X250\_TARGET  
LB5PB  
LABEL  
A19177-001

DESIGN NOTE:

LB5PB: ISN BLANK LABEL AND KOZ

EMPTY  
LB20PB  
LABEL  
1000X187

DESIGN NOTE:

SILK TARGET FOR PRODUCT CODE LABEL

CHINA\_ROHS  
LB25PB  
LABEL  
EMPTY

VCCI\_SILK  
LB17PB  
LABEL  
EMPTY

E210882\_LB  
LB16PB  
LABEL  
EMPTY

UL LABEL  
LB15PB  
LABEL  
EMPTY

MIC\_CPU  
LB13PB  
LABEL  
EMPTY

FCCSILK  
LB12PB  
LABEL  
EMPTY

CE LABEL  
LB11PB  
LABEL  
EMPTY

EMPTY  
LB7PB  
LABEL  
INTEL\_LOGO

B2\_SILK  
LB19PB  
LABEL  
EMPTY

SILK  
LB9PB  
C-TICK  
EMPTY

BSMI\_SILK  
LB10PB  
LABEL  
EMPTY

E2\_SILK  
LB18PB  
LABEL  
EMPTY

E1\_SILK  
LB2PB  
LABEL  
EMPTY

PB\_FREE\_2LI  
LB3PB  
LABEL  
EMPTY

CANADA  
LB21PB  
LABEL  
EMPTY

[PAGE\_TITLE=MTG HOLES/LABELS]

BPAGE DRAWING  
frostburg\_fabc.sch\_1.78  
Sun Mar 18 18:44:42 2007

INTEL  
CONFIDENTIAL

DOCUMENT\_NUMBER  
xxxxxxx

PAGE  
78

REV  
3.01

CUSTOM TEXT 2 BPAGE


1

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07

## CORE VR MODULE

V\_SM POWERED BY 5VDUAL  
V\_SM\_VTT POWERED BY V\_SM  
V\_1P5\_ICH POWERED BY V\_SM OR VCC3  
V\_1P25\_CORE POWERED BY V\_1P5\_ICH  
V\_1P05\_ICH\_CORE POWERED BY VCC3  
V\_FSB\_VTT POWERED BY VCC3  
V\_1P25\_CL\_MCH POWERED BY V\_SM  
5VDUAL\_USB POWERED BY V\_5P0\_STBY\G AND VCC  
5VDUAL POWERED BY V\_5P0\_STBY\G AND VCC  
V\_3P3\_STBY\G POWERED BY V\_5P0\_STBY\G  
V\_3P3\_EPW POWERED BY V\_3P3\_STBY\G




BPAGE DRAWING

frostburg\_fabc.sch, 1.79  
Sun Mar 18 18:44:43 2007INTEL  
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxxx	79	3.01


CUSTOM TEXT<sup>2</sup>BPAGE





## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07



[PAGE\_TITLE=VREG\_SM\_VTT]

## BPAGE DRAWING


frostburg\_fabc.sch\_1.81  
Sun Mar 18 18:44:45 2007

INTEL CONFIDENTIAL	DOCUMENT NUMBER xxxxxxx	PAGE 81	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07



[PAGE\_TITLE=VREG\_1P25\_CORE MCH]

## BPAGE DRAWING

frostburg\_fabc.sch.1.82  
Sun Mar 18 18:44:47 2007


INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 82	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE


## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07

CAD NOTE:


CORE EDGE CAP DECOUPLING  
PLACE IN PCIE BREAKOUT

CAD NOTE:

CORE DECOUPLING CAPS FOR MCH  
PLACE NEXT TO PWR CORRIDOR


CAD NOTE:

DECOUPLING CAPS AT OUTPUT OF REGULATOR



DESIGN NOTE:

BACKSIDE CAPS FOR SPECIFIC CORE MCH



[PAGE\_TITLE=MCH DCPL]

## BPAGE DRAWING

frostburg\_fabc.sch, 1.83  
Sun Mar 18 18:44:48 2007



INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 83	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT 2 BPAGE

1

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07



## BPAGE DRAWING


frostburg\_fabc.sch.1.84  
Sun Mar 18 18:44:50 2007


INTEL  
CONFIDENTIAL


DOCUMENT_NUMBER	PAGE	REV
xxxxxx	84	3.01

CUSTOM TEXT 2 BPAGE

CAD NOTE:  
DUAL SITE







BPAGE DRAWING

frostburg\_fabc.sch\_1.87  
Sun Mar 18 18:44:54 2007

[PAGE\_TITLE=CORE VREG]

INTEL  
CONFIDENTIAL

DOCUMENT_NUMBER	XXXXXX
-----------------	--------

PAGE	REV
87	3.01




## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_B_ATX	06.12.2	2/8/07

## 5V\_DUAL

## BOM NOTE:



NON AMT STUFF  
Q34BV Q35BV



## 5V\_DUAL USB VR

## BOM NOTE:

NON AMT STUFF R143BV, RP2BV, R224BV, R225BV  
EMPTY Q32BV, Q33BV  
(DEFAULT) AMT STUFF Q32BV, Q33BV  
EMPTY R143BV, RP2BV, R224BV, R225BV



## BPAGE DRAWING

frostburg\_fabc.sch.1.88  
Sun Mar 18 18:44:56 2007



[PAGE\_TITLE=CORE VREG]

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE	REV
	xxxxxx	88	3.01


CUSTOM TEXT 2 BPAGE



MODULE NAME	REV	DATE
BL B ATX	06.12.2	2/8/07




---



## MODULE REV DETAILS

MODULE NAME	REV	DATE



[PAGE\_TITLE=CORE VREG]

[PAGE\_TITLE=WAKE CONTROL SWITCH PS2/USB (BP RIGHT)]


## BPAGE DRAWING

frostburg\_fabc.sch.1.91  
Sun Mar 18 18:45:00 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER	PAGE	REV
	xxxxxx	91	3.01

CUSTOM TEXT 2 BPAGE


MODULE	NAME	REV	DATE
--------	------	-----	------




## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_CPUVR	5.9.3	03-02-07

96 95 94 93 IN VREG 12V POWER



96 95 94 93 IN VREG 12V POWER



BPAGE DRAWING

frostburg\_fabc.sch.1.94  
Sun Mar 18 18:45:06 2007


[PAGE\_TITLE=VCCP VREG]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 94	REV 3.01
-----------------------	---------------------------	------------	-------------


CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_CPUVR	5.9.3	03-02-07



## VR HOT



BPAGE DRAWING

frostburg\_fabc.sch\_1.95  
Sun Mar 18 18:45:08 2007

[PAGE\_TITLE=VCCP VREG]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 95	REV 3.01
-----------------------	---------------------------	------------	-------------


CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
BL_CPUVR	5.9.3	01-12-07


## CAD NOTE:

PLACE ALL (14) 1206 CAPS INSIDE  
CPU SOCKET CAVITY




## CAD NOTE:

PLACE ON TOP NORTH/NORTHEAST SIDE OF SOCKET




## CAD NOTE:

PLACE ON EAST/SOUTHEAST SIDE OF SOCKET



VREG 12V POWER



[PAGE\_TITLE=VREG: VCCP DECOUPLING / 2X2 CONN]

## BPAGE DRAWING

frostburg\_fabc.sch, 1.96  
Sun Mar 18 18:45:09 2007

INTEL  
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxx	96	3.01

CUSTOM TEXT 2 BPAGE




## BW\_ATX\_CORE




CR-97 -8 @FROSTBURG\_FABC JB.FROSTBURG\_FABC(Sch\_1)-PAGE97

## MODULE REV DETAILS




MODULE NAME	REV	DATE
BW_ATX_CORE	1.06.00	5-5-06




105 97 93 8 7 6 IN VTT\_OUT\_RIGHT



## PLACE BPM TERMINATION NEAR CPU

J2BC  
XDP\_SSABOM NOTE:  
STUFF FOR CRB BOARD

105 97 93 8 7 6 IN VTT\_OUT\_RIGHT



## BPAGE DRAWING

frostburg\_fabc.sch\_1.97  
Sun Mar 18 18:45:11 2007

[PAGE\_TITLE=PRIMARY XDP-LITE]


INTEL CONFIDENTIAL	DOCUMENT NUMBER xxxxxxx	PAGE 97	REV 3.01
-----------------------	----------------------------	------------	-------------

CUSTOM TEXT BPAGE

## PCIE/PATA BRIDGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE
PCIE_PATA	1.2.7	39.2.06



## BPAGE DRAWING

frostburg\_fabc.sch, 1.98  
Sun Mar 18 18:45:13 2007INTEL  
CONFIDENTIAL


DOCUMENT_NUMBER	PAGE	REV
xxxxxx	98	3.01

CUSTOM TEXT 2 BPAGE

## PATA CONNECTOR

## MODULE REV DETAILS

MODULE NAME	REV	DATE
PCIE_PATA	1.2.7	39.2.06



BPAGE DRAWING












frostburg\_fabc.sch.1.99  
Sun Mar 18 18:45:14 2007INTEL  
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxx	99	3.01


CUSTOM TEXT 2 BPAGE

## MODULE REV DETAILS

MODULE NAME	REV	DATE



DESIGN NOTE:  
FOR DFM  
CORNER PROTECTION



BPAGE DRAWING

frostburg\_fabc.sch,1.100  
Sun Mar 18 18:45:16 2007

[PAGE\_TITLE=TEST SITE CAPS]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 100	REV 3.01
-----------------------	----------------------------	-------------	-------------

CUSTOM TEXT<sup>2</sup> BPAGE

1


## MODULE REV DETAILS

MODULE NAME REV DATE

## EXPANSION SLOT 5

CAD NOTE:

PCI-E X1 SLOT 2



PCI EXPRESS  
1-PORT

CAD NOTE:

PLACE AT PCI SLOTS

CAD NOTE:

STICHING CAPS FOR TRACE OF PCIE SLOT 2 AND 3



[PAGE\_TITLE=PCI EXPRESS X1 #2]

BPAGE DRAWING

frostburg\_fab.csch.1.101  
Sun Mar 18 18:45:18 2007INTEL  
CONFIDENTIALDOCUMENT\_NUMBER  
xxxxxxPAGE  
101REV  
3.01

CUSTOM TEXT 2 BPAGE


## MODULE REV DETAILS

MODULE NAME	REV	DATE

## EXPANSION SLOT 6

CAD NOTE:

PCI-E X1 SLOT 3

PCI EXPRESS  
1-PORT

[PAGE\_TITLE=PCI EXPRESS X1 #3]

BPAGE DRAWING

frostburg\_fabc.sch, 1.102  
Sun Mar 18 18:45:19 2007

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxx	PAGE 102	REV 3.01
-----------------------	---------------------------	-------------	-------------

CUSTOM TEXT<sup>2</sup> BPAGE

1

## EXPANSION SLOT 7 (FURTHEST FROM CPU)


## MODULE REV DETAILS

MODULE NAME	REV	DATE

CAD NOTE:

STITCHING CAP ACROSS VCC AND VCC3


## PCI SLOT 3



## AUX FAN CONFIGURATION

	MODULE REV DETAILS
--	--------------------

MODULE NAME	REV	DATE



[PAGE\_TITLE=AUX      FAN CONFIGURATION]

BPAGE DRAWING

frostburg\_fabc.sch\_1.104  
Sun Mar 18 18:45:24 2007

INTEL  
CONFIDENTIAL

DOCUMENT_NUMBER	PAGE	REV
xxxxxxx	104	3.01

CUSTOM TEXT<sup>2</sup>BPAGE

1



CAD NOTE:  
SOUTHEAST THERMAL ZONE SENSOR  
PLACE BELOW DIMMS

CAD NOTE:  
10MIL TRACE ON SE\_ZONE\_TDN AND \_TDP

CPU\_FAN\_CTRL [OUT] 32 77

PRELIMINARY  
U4TH  
HECETA6E

VCC +12V

VCCP  
V\_1P25\_CORE

H6\_V\_3P3STBY

REAR\_FAN\_CTRL\_HEC  
FNT\_REAR\_FAN\_CTRL\_HEC

CPU\_FAN\_TACH\_HEC  
AUX\_FAN\_TACH\_HEC

FRONT\_FAN\_TACH\_HEC  
REAR\_FAN\_TACH\_HEC

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

FNT\_REAR\_FAN\_CTRL [OUT] 77 104

BIOS DETECTS ADDRESS WITHOUT STUFFING.  
GPIO CONFIGURATION STRAP @ POWER-ON

DRAWING [PAGE\_TITLE=HARDWARE MANAGEMENT: HECETA]


SORRENTO SANDUSKY FAB C SCH\_1.68  
Sun Mar 18 18:45:26 2007

INTEL  
CONFIDENTIAL

DOCUMENT NUMBER PAGE REV  
D13430 68 3.0

## MODULE REV DETAILS

MODULE NAME	REV	DATE



BPAGE DRAWING

frostburg\_fabc.sch, 1.106  
Sun Mar 18 18:45:27 2007

[PAGE\_TITLE=ITE IT8211F 1 OF 2]

INTEL CONFIDENTIAL	DOCUMENT_NUMBER xxxxxxx	PAGE 106	REV 3.01
-----------------------	----------------------------	-------------	-------------


CUSTOM TEXT 2 BPAGE

1

## PATA 2ND CONNECTOR

## MODULE REV DETAILS

MODULE NAME	REV	DATE



[PAGE\_TITLE=PATA 2ND CONNECTOR]

BPAGE DRAWING

frostburg\_fabc.sch, 1.107  
Sun Mar 18 18:45:29 2007INTEL  
CONFIDENTIALDOCUMENT\_NUMBER  
xxxxxxPAGE  
107  
REV  
3.01

CUSTOM TEXT 2 BPAGE